A compact implementation of a dynamic charge transfer synapse cell, capable of implementing synaptic depression, is presented. The cell is combined with a simple current mirror summing node to produce biologically plausible postsynaptic potentials (PSPs). A single charge packet is effectively transferred from the synapse to the summing node, whenever a presynaptic pulse is applied to one of its terminals. The charge packet is “weighted” by a voltage applied to the secondterminal of the synapse. A voltage applied to the third terminal determines the charge recovery time in the synapse, which can be adjusted over several orders of magnitude. This voltagedetermines the paired pulse ratio for the synapse. The fall time of the PSP is also adjustable and is set by the gate voltage of a metal–oxide–semiconductor field-effect transistor operatingin subthreshold. Results extracted from chips fabricated in a 0.35-μm complementary metal–oxide–semiconductor process, alongside theoretical and simulation results, confirm the abilityof the cell to produce PSPs that are characteristic of real synapses. The concept addresses a key requirement for scalable hardware neural networks.
|Journal||IEEE Transactions on Neural Networks and Learning Systems|
|Publication status||Published (in print/issue) - 10 Oct 2012|