Si elegans: Hardware Architecture and Communications Protocol

Pedro Baptista Machado, Kofi Appiah, TM McGinnity, John Wade

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

The hardware layer of the Si elegans EU FP7 project is a massively parallel architecture designed to accurately emulate the C. elegans nematode in biological realtime. The C. elegans nematode is one of the simplest and well characterized Biological Nervous Systems (BNS) yet many questions related to basic functions such as movement and learning remain unanswered. The hardware layer includes a Hardware Neural Network (HNN) composed of 302 FPGAs (one per neuron), a Hardware Muscle Network (HMN) composed of 27 FPGAs (one per 5 muscles) and one Interface Manager FPGA, which is physically connected through 2 Local Area Networks (LANs) and through an innovative 3D optical connectome. Neuron structures (gap junctions and synapses) and muscles are modelled in the design environment of the software layer and their simulation data (spikes, variable values and parameters) generate data packets sent across the Local Area Networks (LAN). Furthermore, a software layer gives the user a set of design tools giving the required flexibility and high level hardware abstraction to design custom neuronal models. In this paper the authors present an overview of the hardware layer, connections infrastructure and communication protocol.
LanguageEnglish
Title of host publicationUnknown Host Publication
Number of pages7
Publication statusPublished - 13 Jul 2015
Event2015 International Joint Conference On Neural Networks (IJCNN) - Killarney, Ireland
Duration: 13 Jul 2015 → …

Conference

Conference2015 International Joint Conference On Neural Networks (IJCNN)
Period13/07/15 → …

Fingerprint

Computer hardware
Hardware
Muscle
Field programmable gate arrays (FPGA)
Network protocols
Local area networks
Neurons
Parallel architectures
Neurology
Managers
Neural networks

Keywords

  • Field Programmable Gate Array (FPGA)
  • C. elegans
  • Hardware Neural Network(HNN)
  • Biological Nervous System (BNS)

Cite this

Baptista Machado, P., Appiah, K., McGinnity, TM., & Wade, J. (2015). Si elegans: Hardware Architecture and Communications Protocol. In Unknown Host Publication
Baptista Machado, Pedro ; Appiah, Kofi ; McGinnity, TM ; Wade, John. / Si elegans: Hardware Architecture and Communications Protocol. Unknown Host Publication. 2015.
@inproceedings{ba86b41f1eae44b08c1f3faf1bd9ca44,
title = "Si elegans: Hardware Architecture and Communications Protocol",
abstract = "The hardware layer of the Si elegans EU FP7 project is a massively parallel architecture designed to accurately emulate the C. elegans nematode in biological realtime. The C. elegans nematode is one of the simplest and well characterized Biological Nervous Systems (BNS) yet many questions related to basic functions such as movement and learning remain unanswered. The hardware layer includes a Hardware Neural Network (HNN) composed of 302 FPGAs (one per neuron), a Hardware Muscle Network (HMN) composed of 27 FPGAs (one per 5 muscles) and one Interface Manager FPGA, which is physically connected through 2 Local Area Networks (LANs) and through an innovative 3D optical connectome. Neuron structures (gap junctions and synapses) and muscles are modelled in the design environment of the software layer and their simulation data (spikes, variable values and parameters) generate data packets sent across the Local Area Networks (LAN). Furthermore, a software layer gives the user a set of design tools giving the required flexibility and high level hardware abstraction to design custom neuronal models. In this paper the authors present an overview of the hardware layer, connections infrastructure and communication protocol.",
keywords = "Field Programmable Gate Array (FPGA), C. elegans, Hardware Neural Network(HNN), Biological Nervous System (BNS)",
author = "{Baptista Machado}, Pedro and Kofi Appiah and TM McGinnity and John Wade",
year = "2015",
month = "7",
day = "13",
language = "English",
isbn = "978-1-4799-1959-8",
booktitle = "Unknown Host Publication",

}

Baptista Machado, P, Appiah, K, McGinnity, TM & Wade, J 2015, Si elegans: Hardware Architecture and Communications Protocol. in Unknown Host Publication. 2015 International Joint Conference On Neural Networks (IJCNN), 13/07/15.

Si elegans: Hardware Architecture and Communications Protocol. / Baptista Machado, Pedro; Appiah, Kofi; McGinnity, TM; Wade, John.

Unknown Host Publication. 2015.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Si elegans: Hardware Architecture and Communications Protocol

AU - Baptista Machado, Pedro

AU - Appiah, Kofi

AU - McGinnity, TM

AU - Wade, John

PY - 2015/7/13

Y1 - 2015/7/13

N2 - The hardware layer of the Si elegans EU FP7 project is a massively parallel architecture designed to accurately emulate the C. elegans nematode in biological realtime. The C. elegans nematode is one of the simplest and well characterized Biological Nervous Systems (BNS) yet many questions related to basic functions such as movement and learning remain unanswered. The hardware layer includes a Hardware Neural Network (HNN) composed of 302 FPGAs (one per neuron), a Hardware Muscle Network (HMN) composed of 27 FPGAs (one per 5 muscles) and one Interface Manager FPGA, which is physically connected through 2 Local Area Networks (LANs) and through an innovative 3D optical connectome. Neuron structures (gap junctions and synapses) and muscles are modelled in the design environment of the software layer and their simulation data (spikes, variable values and parameters) generate data packets sent across the Local Area Networks (LAN). Furthermore, a software layer gives the user a set of design tools giving the required flexibility and high level hardware abstraction to design custom neuronal models. In this paper the authors present an overview of the hardware layer, connections infrastructure and communication protocol.

AB - The hardware layer of the Si elegans EU FP7 project is a massively parallel architecture designed to accurately emulate the C. elegans nematode in biological realtime. The C. elegans nematode is one of the simplest and well characterized Biological Nervous Systems (BNS) yet many questions related to basic functions such as movement and learning remain unanswered. The hardware layer includes a Hardware Neural Network (HNN) composed of 302 FPGAs (one per neuron), a Hardware Muscle Network (HMN) composed of 27 FPGAs (one per 5 muscles) and one Interface Manager FPGA, which is physically connected through 2 Local Area Networks (LANs) and through an innovative 3D optical connectome. Neuron structures (gap junctions and synapses) and muscles are modelled in the design environment of the software layer and their simulation data (spikes, variable values and parameters) generate data packets sent across the Local Area Networks (LAN). Furthermore, a software layer gives the user a set of design tools giving the required flexibility and high level hardware abstraction to design custom neuronal models. In this paper the authors present an overview of the hardware layer, connections infrastructure and communication protocol.

KW - Field Programmable Gate Array (FPGA)

KW - C. elegans

KW - Hardware Neural Network(HNN)

KW - Biological Nervous System (BNS)

M3 - Conference contribution

SN - 978-1-4799-1959-8

BT - Unknown Host Publication

ER -

Baptista Machado P, Appiah K, McGinnity TM, Wade J. Si elegans: Hardware Architecture and Communications Protocol. In Unknown Host Publication. 2015