Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware implementations

S Carrillo, Jim Harkin, Liam McDaid, F Morgan, S Pande, S Cawley, B McGinley

Research output: Contribution to journalArticlepeer-review

99 Citations (Scopus)
Original languageEnglish
Pages (from-to)2451-2461
JournalIEEE Transactions on Parallel and Distributed Systems
Issue number12
Publication statusPublished (in print/issue) - Dec 2013

Cite this