Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware implementations

S Carrillo, Jim Harkin, Liam McDaid, F Morgan, S Pande, S Cawley, B McGinley

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	2451-2461
Journal	IEEE Transactions on Parallel and Distributed Systems
Volume	24
Issue number	12
DOIs	https://doi.org/10.1109/TPDS.2012.289
Publication status	Published (in print/issue) - Dec 2013

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

@article{d8be031bc27c4ad8a0997f19b61076f5,

title = "Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware implementations",

author = "S Carrillo and Jim Harkin and Liam McDaid and F Morgan and S Pande and S Cawley and B McGinley",

year = "2013",

month = dec,

doi = "10.1109/TPDS.2012.289",

language = "English",

volume = "24",

pages = "2451--2461",

journal = "IEEE Transactions on Parallel and Distributed Systems",

issn = "1558-2183",

publisher = "IEEE",

number = "12",

}

TY - JOUR

T1 - Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware implementations

AU - Carrillo, S

AU - Harkin, Jim

AU - McDaid, Liam

AU - Morgan, F

AU - Pande, S

AU - Cawley, S

AU - McGinley, B

PY - 2013/12

Y1 - 2013/12

U2 - 10.1109/TPDS.2012.289

DO - 10.1109/TPDS.2012.289

M3 - Article

SN - 1558-2183

VL - 24

SP - 2451

EP - 2461

JO - IEEE Transactions on Parallel and Distributed Systems

JF - IEEE Transactions on Parallel and Distributed Systems

IS - 12

ER -