Novel mapping of a linear QR architecture

G Lightbody, R Walke, R Woods, J McCanny

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a novel architecture mapping technique which was essential in the design of a QR array which forms the core processor of a single chip adaptive beamforming system. The mapping technique assigns a QR triangular array of 2m2+3m+1 cells down onto a linear architecture of m+1 processors. The mapping results in a linear systolic architecture with one hundred percent hardware utilisation, local interconnects and individual processors for boundary and internal cell operations. In addition, this paper highlights the effect latency has on the validity of the linear architecture
LanguageEnglish
Title of host publicationUnknown Host Publication
Pages1933-1936
Number of pages4
Volume4
DOIs
Publication statusPublished - 1999
Event1999 IEEE International Conference on Acoustics, Speech, and Signal Processing - Arizona
Duration: 1 Jan 1999 → …

Conference

Conference1999 IEEE International Conference on Acoustics, Speech, and Signal Processing
Period1/01/99 → …

Fingerprint

Beamforming
Hardware

Cite this

Lightbody, G., Walke, R., Woods, R., & McCanny, J. (1999). Novel mapping of a linear QR architecture. In Unknown Host Publication (Vol. 4, pp. 1933-1936) https://doi.org/10.1109/ICASSP.1999.758303
Lightbody, G ; Walke, R ; Woods, R ; McCanny, J. / Novel mapping of a linear QR architecture. Unknown Host Publication. Vol. 4 1999. pp. 1933-1936
@inproceedings{0ee787a301e64028b305e6d9318958bf,
title = "Novel mapping of a linear QR architecture",
abstract = "This paper presents a novel architecture mapping technique which was essential in the design of a QR array which forms the core processor of a single chip adaptive beamforming system. The mapping technique assigns a QR triangular array of 2m2+3m+1 cells down onto a linear architecture of m+1 processors. The mapping results in a linear systolic architecture with one hundred percent hardware utilisation, local interconnects and individual processors for boundary and internal cell operations. In addition, this paper highlights the effect latency has on the validity of the linear architecture",
author = "G Lightbody and R Walke and R Woods and J McCanny",
year = "1999",
doi = "10.1109/ICASSP.1999.758303",
language = "English",
isbn = "0-7803-5041-3",
volume = "4",
pages = "1933--1936",
booktitle = "Unknown Host Publication",

}

Lightbody, G, Walke, R, Woods, R & McCanny, J 1999, Novel mapping of a linear QR architecture. in Unknown Host Publication. vol. 4, pp. 1933-1936, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing, 1/01/99. https://doi.org/10.1109/ICASSP.1999.758303

Novel mapping of a linear QR architecture. / Lightbody, G; Walke, R; Woods, R; McCanny, J.

Unknown Host Publication. Vol. 4 1999. p. 1933-1936.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Novel mapping of a linear QR architecture

AU - Lightbody, G

AU - Walke, R

AU - Woods, R

AU - McCanny, J

PY - 1999

Y1 - 1999

N2 - This paper presents a novel architecture mapping technique which was essential in the design of a QR array which forms the core processor of a single chip adaptive beamforming system. The mapping technique assigns a QR triangular array of 2m2+3m+1 cells down onto a linear architecture of m+1 processors. The mapping results in a linear systolic architecture with one hundred percent hardware utilisation, local interconnects and individual processors for boundary and internal cell operations. In addition, this paper highlights the effect latency has on the validity of the linear architecture

AB - This paper presents a novel architecture mapping technique which was essential in the design of a QR array which forms the core processor of a single chip adaptive beamforming system. The mapping technique assigns a QR triangular array of 2m2+3m+1 cells down onto a linear architecture of m+1 processors. The mapping results in a linear systolic architecture with one hundred percent hardware utilisation, local interconnects and individual processors for boundary and internal cell operations. In addition, this paper highlights the effect latency has on the validity of the linear architecture

U2 - 10.1109/ICASSP.1999.758303

DO - 10.1109/ICASSP.1999.758303

M3 - Conference contribution

SN - 0-7803-5041-3

VL - 4

SP - 1933

EP - 1936

BT - Unknown Host Publication

ER -

Lightbody G, Walke R, Woods R, McCanny J. Novel mapping of a linear QR architecture. In Unknown Host Publication. Vol. 4. 1999. p. 1933-1936 https://doi.org/10.1109/ICASSP.1999.758303