Network on Chip Architecture for Multi-agent Systems in FPGA

Eduardo Gerlein, TM McGinnity, Ammar Belatreche, Sonya Coleman

Research output: Contribution to journalArticle

Abstract

A system of interacting agents is, by definition, very demanding in terms of computational resources. Although multi-agent systems have been used to solve complex problems in many areas, it is usually very difficult to perform large-scale simulations in their targeted serial computing platforms. Reconfigurable hardware, in particular Field Programmable Gate Arrays (FPGA) devices, have been successfully used in High Performance Computing applications due to their inherent flexibility, data parallelism and algorithm acceleration capabilities. Indeed, reconfigurable hardware seems to be the next logical step in the agency paradigm, but only a few attempts have been successful in implementing multi-agent systems in these platforms. This paper discusses the problem of inter-agent communications in Field Programmable GateArrays. It proposes a Network-on-Chip in a hierarchical star topology to enable agents’ transactions through message broadcasting using the Open Core Protocol, as an interface between hardware modules. A customizable router microarchitecture is described and a multi-agent system is created to simulate and analyse message exchanges in a generic heavy traffic load agent-based application. Experiments have shown a throughput of 1.6Gbps per port at 100 MHz without packet loss and seamless scalability characteristics.
LanguageEnglish
Article number25
Pages25:1-25:22
JournalACM Transactions on Reconfigurable Technology and Systems
Volume10
Issue number4
Early online date22 Nov 2017
DOIs
Publication statusPublished - Dec 2017

Fingerprint

Multi agent systems
Reconfigurable hardware
Field programmable gate arrays (FPGA)
Packet loss
Broadcasting
Routers
Stars
Scalability
Throughput
Topology
Hardware
Communication
Network-on-chip
Experiments

Keywords

  • Multi-agent systems
  • Network-on-Chip
  • Open Core Protocol
  • agent-based
  • simulation

Cite this

@article{690f7901ef0f44cf81d173a58c2f0041,
title = "Network on Chip Architecture for Multi-agent Systems in FPGA",
abstract = "A system of interacting agents is, by definition, very demanding in terms of computational resources. Although multi-agent systems have been used to solve complex problems in many areas, it is usually very difficult to perform large-scale simulations in their targeted serial computing platforms. Reconfigurable hardware, in particular Field Programmable Gate Arrays (FPGA) devices, have been successfully used in High Performance Computing applications due to their inherent flexibility, data parallelism and algorithm acceleration capabilities. Indeed, reconfigurable hardware seems to be the next logical step in the agency paradigm, but only a few attempts have been successful in implementing multi-agent systems in these platforms. This paper discusses the problem of inter-agent communications in Field Programmable GateArrays. It proposes a Network-on-Chip in a hierarchical star topology to enable agents’ transactions through message broadcasting using the Open Core Protocol, as an interface between hardware modules. A customizable router microarchitecture is described and a multi-agent system is created to simulate and analyse message exchanges in a generic heavy traffic load agent-based application. Experiments have shown a throughput of 1.6Gbps per port at 100 MHz without packet loss and seamless scalability characteristics.",
keywords = "Multi-agent systems, Network-on-Chip, Open Core Protocol, agent-based, simulation",
author = "Eduardo Gerlein and TM McGinnity and Ammar Belatreche and Sonya Coleman",
year = "2017",
month = "12",
doi = "10.1145/3121112",
language = "English",
volume = "10",
pages = "25:1--25:22",
journal = "ACM Transactions on Reconfigurable Technology and Systems",
issn = "1936-7406",
number = "4",

}

Network on Chip Architecture for Multi-agent Systems in FPGA. / Gerlein, Eduardo; McGinnity, TM; Belatreche, Ammar; Coleman, Sonya.

In: ACM Transactions on Reconfigurable Technology and Systems, Vol. 10, No. 4, 25, 12.2017, p. 25:1-25:22.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Network on Chip Architecture for Multi-agent Systems in FPGA

AU - Gerlein, Eduardo

AU - McGinnity, TM

AU - Belatreche, Ammar

AU - Coleman, Sonya

PY - 2017/12

Y1 - 2017/12

N2 - A system of interacting agents is, by definition, very demanding in terms of computational resources. Although multi-agent systems have been used to solve complex problems in many areas, it is usually very difficult to perform large-scale simulations in their targeted serial computing platforms. Reconfigurable hardware, in particular Field Programmable Gate Arrays (FPGA) devices, have been successfully used in High Performance Computing applications due to their inherent flexibility, data parallelism and algorithm acceleration capabilities. Indeed, reconfigurable hardware seems to be the next logical step in the agency paradigm, but only a few attempts have been successful in implementing multi-agent systems in these platforms. This paper discusses the problem of inter-agent communications in Field Programmable GateArrays. It proposes a Network-on-Chip in a hierarchical star topology to enable agents’ transactions through message broadcasting using the Open Core Protocol, as an interface between hardware modules. A customizable router microarchitecture is described and a multi-agent system is created to simulate and analyse message exchanges in a generic heavy traffic load agent-based application. Experiments have shown a throughput of 1.6Gbps per port at 100 MHz without packet loss and seamless scalability characteristics.

AB - A system of interacting agents is, by definition, very demanding in terms of computational resources. Although multi-agent systems have been used to solve complex problems in many areas, it is usually very difficult to perform large-scale simulations in their targeted serial computing platforms. Reconfigurable hardware, in particular Field Programmable Gate Arrays (FPGA) devices, have been successfully used in High Performance Computing applications due to their inherent flexibility, data parallelism and algorithm acceleration capabilities. Indeed, reconfigurable hardware seems to be the next logical step in the agency paradigm, but only a few attempts have been successful in implementing multi-agent systems in these platforms. This paper discusses the problem of inter-agent communications in Field Programmable GateArrays. It proposes a Network-on-Chip in a hierarchical star topology to enable agents’ transactions through message broadcasting using the Open Core Protocol, as an interface between hardware modules. A customizable router microarchitecture is described and a multi-agent system is created to simulate and analyse message exchanges in a generic heavy traffic load agent-based application. Experiments have shown a throughput of 1.6Gbps per port at 100 MHz without packet loss and seamless scalability characteristics.

KW - Multi-agent systems

KW - Network-on-Chip

KW - Open Core Protocol

KW - agent-based

KW - simulation

U2 - 10.1145/3121112

DO - 10.1145/3121112

M3 - Article

VL - 10

SP - 25:1-25:22

JO - ACM Transactions on Reconfigurable Technology and Systems

T2 - ACM Transactions on Reconfigurable Technology and Systems

JF - ACM Transactions on Reconfigurable Technology and Systems

SN - 1936-7406

IS - 4

M1 - 25

ER -