Linear QR Architecture for a Single Chip Adaptive Beamformer

G Lightbody, R Walke, R Woods, J McCanny

Research output: Contribution to journalArticle

21 Citations (Scopus)

Abstract

This paper presents the design of a novel single chip adaptive beamformer capable of performing 50 Gflops, (Giga-floating-point operations/second). The core processor is a QR array implemented on a fully efficient linear systolic architecture, derived using a mapping that allows individual processors for boundary and internal cell operations. In addition, the paper highlights a number of rapid design techniques that have been used to realise this system. These include an architecture synthesis tool for quickly developing the circuit architecture and the utilisation of a library of parameterisable silicon intellectual property (IP) cores, to rapidly develop detailed silicon designs.
Original languageEnglish
Pages (from-to)67-81
JournalThe Journal of VLSI Signal Processing
Volume24
Issue number1
DOIs
Publication statusPublished - 2000

Keywords

  • VLSI
  • systolic arrays
  • QR
  • RLS
  • mapping

Fingerprint Dive into the research topics of 'Linear QR Architecture for a Single Chip Adaptive Beamformer'. Together they form a unique fingerprint.

  • Cite this