Layered tile architecture for efficient hardware spiking neural networks

Lei Wan, Junxiu Liu, Jim Harkin, Liam McDaid, Yuling Lou

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Spiking Neural Network (SNN) is the most recent computational model that can emulate the behaviour of biological neuron system. However, its main drawback is that it is computationally intensive, which limits the system scalability. This paper highlights and discusses the importance and significance of emulating SNNs in hardware devices. A layer-level tile architecture (LTA) is proposed for hardware-based SNNs. The LTA employs a two-level sharing mechanism of computing components at the synapse and neuron levels, and achieves a trade-off between computational complexity and hardware resource costs. The LTA is implemented on a Xilinx FPGA device. Experimental results demonstrate that this approach is capable of scaling to large hardware-based SNNs.
Original languageEnglish
Pages (from-to)21-32
JournalMicroprocessors and Microsystems
Volume53
Early online date8 Jul 2017
DOIs
Publication statusPublished - Aug 2017

Keywords

  • Spiking neural networks
  • Networks on Chip
  • Layer-level tile architecture
  • FPGAs
  • Sharing mechanism

Fingerprint Dive into the research topics of 'Layered tile architecture for efficient hardware spiking neural networks'. Together they form a unique fingerprint.

  • Cite this