Investigation of Programmable Threshold Logic Gate Array

Peter Kelly, C.J. Thompson, TM McGinnity, Liam Maguire

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

A study of simulated InP-based RTD/HFET threshold logic gates (TLGs), deployed in an array suited to the implementation of programmable neural network-like architectures, is carried out. A new programmable TLG and an EX-OR TLG are presented. An array of programmable and non-programmable TLGs is studied to demonstrate an application with field programmability and to determine the suitability of the technology for the realisation of these gates in larger scale integrated circuits. The architecture may have the potential for a flexible platform that will allow training and reconfiguration of a cellular artificial neural network (ANN). The functionality of the circuit architecture is investigated and the effects of variations in device-characteristics, and clocked power supply on its operation are considered to assess the potential use of TLG circuits in the context of larger scale implementations.
LanguageEnglish
Title of host publicationUnknown Host Publication
Pages673-676
Number of pages4
DOIs
Publication statusPublished - Jan 2002
EventIEEE 9th International Conference on Electronics, Circuits and Systems, 2002. -
Duration: 1 Jan 2002 → …

Conference

ConferenceIEEE 9th International Conference on Electronics, Circuits and Systems, 2002.
Period1/01/02 → …

Fingerprint

Threshold logic
Logic gates
Neural networks
Networks (circuits)
Integrated circuits

Cite this

Kelly, Peter ; Thompson, C.J. ; McGinnity, TM ; Maguire, Liam. / Investigation of Programmable Threshold Logic Gate Array. Unknown Host Publication. 2002. pp. 673-676
@inproceedings{5750de7faad24be1a7795dc65ad38cb0,
title = "Investigation of Programmable Threshold Logic Gate Array",
abstract = "A study of simulated InP-based RTD/HFET threshold logic gates (TLGs), deployed in an array suited to the implementation of programmable neural network-like architectures, is carried out. A new programmable TLG and an EX-OR TLG are presented. An array of programmable and non-programmable TLGs is studied to demonstrate an application with field programmability and to determine the suitability of the technology for the realisation of these gates in larger scale integrated circuits. The architecture may have the potential for a flexible platform that will allow training and reconfiguration of a cellular artificial neural network (ANN). The functionality of the circuit architecture is investigated and the effects of variations in device-characteristics, and clocked power supply on its operation are considered to assess the potential use of TLG circuits in the context of larger scale implementations.",
author = "Peter Kelly and C.J. Thompson and TM McGinnity and Liam Maguire",
year = "2002",
month = "1",
doi = "10.1109/ICECS.2002.1046258",
language = "English",
isbn = "0-7803-7596-3",
pages = "673--676",
booktitle = "Unknown Host Publication",

}

Kelly, P, Thompson, CJ, McGinnity, TM & Maguire, L 2002, Investigation of Programmable Threshold Logic Gate Array. in Unknown Host Publication. pp. 673-676, IEEE 9th International Conference on Electronics, Circuits and Systems, 2002., 1/01/02. https://doi.org/10.1109/ICECS.2002.1046258

Investigation of Programmable Threshold Logic Gate Array. / Kelly, Peter; Thompson, C.J.; McGinnity, TM; Maguire, Liam.

Unknown Host Publication. 2002. p. 673-676.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Investigation of Programmable Threshold Logic Gate Array

AU - Kelly, Peter

AU - Thompson, C.J.

AU - McGinnity, TM

AU - Maguire, Liam

PY - 2002/1

Y1 - 2002/1

N2 - A study of simulated InP-based RTD/HFET threshold logic gates (TLGs), deployed in an array suited to the implementation of programmable neural network-like architectures, is carried out. A new programmable TLG and an EX-OR TLG are presented. An array of programmable and non-programmable TLGs is studied to demonstrate an application with field programmability and to determine the suitability of the technology for the realisation of these gates in larger scale integrated circuits. The architecture may have the potential for a flexible platform that will allow training and reconfiguration of a cellular artificial neural network (ANN). The functionality of the circuit architecture is investigated and the effects of variations in device-characteristics, and clocked power supply on its operation are considered to assess the potential use of TLG circuits in the context of larger scale implementations.

AB - A study of simulated InP-based RTD/HFET threshold logic gates (TLGs), deployed in an array suited to the implementation of programmable neural network-like architectures, is carried out. A new programmable TLG and an EX-OR TLG are presented. An array of programmable and non-programmable TLGs is studied to demonstrate an application with field programmability and to determine the suitability of the technology for the realisation of these gates in larger scale integrated circuits. The architecture may have the potential for a flexible platform that will allow training and reconfiguration of a cellular artificial neural network (ANN). The functionality of the circuit architecture is investigated and the effects of variations in device-characteristics, and clocked power supply on its operation are considered to assess the potential use of TLG circuits in the context of larger scale implementations.

U2 - 10.1109/ICECS.2002.1046258

DO - 10.1109/ICECS.2002.1046258

M3 - Conference contribution

SN - 0-7803-7596-3

SP - 673

EP - 676

BT - Unknown Host Publication

ER -