Field programmable gate array based parallel matrix multiplier for 3D affine transformations

F. Bensaali, A Amira

    Research output: Contribution to journal › Article

    3 Citations (Scopus)

    Abstract

    3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, computer aided design or visualisation applications. This article investigates the suitability of field programmable gate array devices as an accelerator for implementing 3D affine transformations. Proposed solution based on processing large matrix multiplication have been implemented, for large 3D models, on the RC1000 Celoxica board based development platform using Handel-C. Outstanding results have been obtained for the acceleration of 3D transformations using fixed and floating-point arithmetic.
    LanguageEnglish
    Pages739-746
    JournalIEE Proceedings - Vision Image and Signal Processing
    Volume153
    Issue number6
    DOIs
    Publication statusPublished - Dec 2006

    Fingerprint

    Particle accelerators
    Field programmable gate arrays (FPGA)
    Fixed point arithmetic
    Digital arithmetic
    Computer aided design
    Visualization
    Processing

    Cite this

    Bensaali, F. ; Amira, A. / Field programmable gate array based parallel matrix multiplier for 3D affine transformations. In: IEE Proceedings - Vision Image and Signal Processing. 2006 ; Vol. 153, No. 6. pp. 739-746.
    @article{71c3a0e058ad49c0a47fdea992e3c6ee,
    title = "Field programmable gate array based parallel matrix multiplier for 3D affine transformations",
    abstract = "3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, computer aided design or visualisation applications. This article investigates the suitability of field programmable gate array devices as an accelerator for implementing 3D affine transformations. Proposed solution based on processing large matrix multiplication have been implemented, for large 3D models, on the RC1000 Celoxica board based development platform using Handel-C. Outstanding results have been obtained for the acceleration of 3D transformations using fixed and floating-point arithmetic.",
    author = "F. Bensaali and A Amira",
    year = "2006",
    month = "12",
    doi = "10.1049/ip-vis:20045076",
    language = "English",
    volume = "153",
    pages = "739--746",
    journal = "IEE Proceedings - Vision Image and Signal Processing",
    issn = "1350-245X",
    number = "6",

    }

    Bensaali, F & Amira, A 2006, 'Field programmable gate array based parallel matrix multiplier for 3D affine transformations', IEE Proceedings - Vision Image and Signal Processing, vol. 153, no. 6, pp. 739-746. https://doi.org/10.1049/ip-vis:20045076

    Field programmable gate array based parallel matrix multiplier for 3D affine transformations. / Bensaali, F.; Amira, A.

    In: IEE Proceedings - Vision Image and Signal Processing, Vol. 153, No. 6, 12.2006, p. 739-746.

    Research output: Contribution to journal › Article

    TY - JOUR

    T1 - Field programmable gate array based parallel matrix multiplier for 3D affine transformations

    AU - Bensaali, F.

    AU - Amira, A

    PY - 2006/12

    Y1 - 2006/12

    N2 - 3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, computer aided design or visualisation applications. This article investigates the suitability of field programmable gate array devices as an accelerator for implementing 3D affine transformations. Proposed solution based on processing large matrix multiplication have been implemented, for large 3D models, on the RC1000 Celoxica board based development platform using Handel-C. Outstanding results have been obtained for the acceleration of 3D transformations using fixed and floating-point arithmetic.

    AB - 3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, computer aided design or visualisation applications. This article investigates the suitability of field programmable gate array devices as an accelerator for implementing 3D affine transformations. Proposed solution based on processing large matrix multiplication have been implemented, for large 3D models, on the RC1000 Celoxica board based development platform using Handel-C. Outstanding results have been obtained for the acceleration of 3D transformations using fixed and floating-point arithmetic.

    U2 - 10.1049/ip-vis:20045076

    DO - 10.1049/ip-vis:20045076

    M3 - Article

    VL - 153

    SP - 739

    EP - 746

    JO - IEE Proceedings - Vision Image and Signal Processing

    T2 - IEE Proceedings - Vision Image and Signal Processing

    JF - IEE Proceedings - Vision Image and Signal Processing

    SN - 1350-245X

    IS - 6

    ER -

    Bensaali F, Amira A. Field programmable gate array based parallel matrix multiplier for 3D affine transformations. IEE Proceedings - Vision Image and Signal Processing. 2006 Dec;153(6):739-746. https://doi.org/10.1049/ip-vis:20045076

    Access to Document