Fan-In Analysis of a Leaky Integrator Circuit Using Charge Transfer Synapses

Thomas Dowrick, LJ McDaid, Steve Hall

Research output: Contribution to journalArticle

Abstract

It is shown that a simple leaky integrator (LI) circuit operating in a dynamic mode can allow spatial and temporal summation of weighted synaptic outputs. The circuit incorporates a current mirror configuration to sum charge packets released from charge transfer synapses and an n-channel MOSFET, operating in subthreshold, serves to implement a leakage capability, which sets the decay time for the postsynaptic response. The focus of the paper is to develop an analytical model for fan-in and validate the model against simulation and experimental results obtained from a prototype chip fabricated in the AMS 0.35µm mixed signal CMOS technology. We show that the model predicts the theoretical limit on fan-in, relates the magnitude of the postsynaptic response to weighted synaptic inputs and captures the transient response of the LI when stimulated with spike inputs.
LanguageEnglish
Pages78-85
JournalNeurocomputing
Volume314
Early online date4 Jul 2018
DOIs
Publication statusPublished - 7 Nov 2018

Fingerprint

Charge transfer
Networks (circuits)
Transient analysis
Analytical models
Mirrors

Keywords

  • Neuromorphic circuits
  • Fan-in
  • Spiking neural network
  • Leaky Integrator
  • Charge Transfer Synapse
  • CMOS

Cite this

@article{09552d6662244773bb6d2829adbee84a,
title = "Fan-In Analysis of a Leaky Integrator Circuit Using Charge Transfer Synapses",
abstract = "It is shown that a simple leaky integrator (LI) circuit operating in a dynamic mode can allow spatial and temporal summation of weighted synaptic outputs. The circuit incorporates a current mirror configuration to sum charge packets released from charge transfer synapses and an n-channel MOSFET, operating in subthreshold, serves to implement a leakage capability, which sets the decay time for the postsynaptic response. The focus of the paper is to develop an analytical model for fan-in and validate the model against simulation and experimental results obtained from a prototype chip fabricated in the AMS 0.35µm mixed signal CMOS technology. We show that the model predicts the theoretical limit on fan-in, relates the magnitude of the postsynaptic response to weighted synaptic inputs and captures the transient response of the LI when stimulated with spike inputs.",
keywords = "Neuromorphic circuits, Fan-in, Spiking neural network, Leaky Integrator , Charge Transfer Synapse, CMOS",
author = "Thomas Dowrick and LJ McDaid and Steve Hall",
year = "2018",
month = "11",
day = "7",
doi = "10.1016/j.neucom.2018.06.065",
language = "English",
volume = "314",
pages = "78--85",
journal = "Neurocomputing",
issn = "0925-2312",
publisher = "Elsevier",

}

Fan-In Analysis of a Leaky Integrator Circuit Using Charge Transfer Synapses. / Dowrick, Thomas; McDaid, LJ; Hall, Steve.

In: Neurocomputing, Vol. 314, 07.11.2018, p. 78-85.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Fan-In Analysis of a Leaky Integrator Circuit Using Charge Transfer Synapses

AU - Dowrick, Thomas

AU - McDaid, LJ

AU - Hall, Steve

PY - 2018/11/7

Y1 - 2018/11/7

N2 - It is shown that a simple leaky integrator (LI) circuit operating in a dynamic mode can allow spatial and temporal summation of weighted synaptic outputs. The circuit incorporates a current mirror configuration to sum charge packets released from charge transfer synapses and an n-channel MOSFET, operating in subthreshold, serves to implement a leakage capability, which sets the decay time for the postsynaptic response. The focus of the paper is to develop an analytical model for fan-in and validate the model against simulation and experimental results obtained from a prototype chip fabricated in the AMS 0.35µm mixed signal CMOS technology. We show that the model predicts the theoretical limit on fan-in, relates the magnitude of the postsynaptic response to weighted synaptic inputs and captures the transient response of the LI when stimulated with spike inputs.

AB - It is shown that a simple leaky integrator (LI) circuit operating in a dynamic mode can allow spatial and temporal summation of weighted synaptic outputs. The circuit incorporates a current mirror configuration to sum charge packets released from charge transfer synapses and an n-channel MOSFET, operating in subthreshold, serves to implement a leakage capability, which sets the decay time for the postsynaptic response. The focus of the paper is to develop an analytical model for fan-in and validate the model against simulation and experimental results obtained from a prototype chip fabricated in the AMS 0.35µm mixed signal CMOS technology. We show that the model predicts the theoretical limit on fan-in, relates the magnitude of the postsynaptic response to weighted synaptic inputs and captures the transient response of the LI when stimulated with spike inputs.

KW - Neuromorphic circuits

KW - Fan-in

KW - Spiking neural network

KW - Leaky Integrator

KW - Charge Transfer Synapse

KW - CMOS

U2 - 10.1016/j.neucom.2018.06.065

DO - 10.1016/j.neucom.2018.06.065

M3 - Article

VL - 314

SP - 78

EP - 85

JO - Neurocomputing

T2 - Neurocomputing

JF - Neurocomputing

SN - 0925-2312

ER -