EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures

Sandeep Pande, Fearghal Morgan, Seamus McCawley, Brian McGinely, Sanider Carrillo, Jim Harkin, Liam McDaid

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

This paper presents EMBRACE-SysC, a simulation-based design exploration framework for the EMBRACE mixed signal Network on Chip (NoC)-based hardware Spiking Neural Network (SNN) architecture. EMBRACE-SysC incorporates Genetic Algorithm-based training of SNN applications. Results illustrate the application of EMBRACE-SysC for performance analysis of a NoC-based SNN architecture. The development of EMBRACE-SysC introduces a powerful design exploration framework for EMBRACE architecture development.
LanguageEnglish
Title of host publicationUnknown Host Publication
Number of pages7
Publication statusPublished - 28 Sep 2010
EventInternational Symposium on System-on-Chip (SoC) - Finland
Duration: 28 Sep 2010 → …

Conference

ConferenceInternational Symposium on System-on-Chip (SoC)
Period28/09/10 → …

Fingerprint

Network architecture
Neural networks
Computer hardware
Genetic algorithms
Network-on-chip

Cite this

Pande, S., Morgan, F., McCawley, S., McGinely, B., Carrillo, S., Harkin, J., & McDaid, L. (2010). EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures. In Unknown Host Publication
Pande, Sandeep ; Morgan, Fearghal ; McCawley, Seamus ; McGinely, Brian ; Carrillo, Sanider ; Harkin, Jim ; McDaid, Liam. / EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures. Unknown Host Publication. 2010.
@inproceedings{a04cd23242d4436e9642d1a7df40ece6,
title = "EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures",
abstract = "This paper presents EMBRACE-SysC, a simulation-based design exploration framework for the EMBRACE mixed signal Network on Chip (NoC)-based hardware Spiking Neural Network (SNN) architecture. EMBRACE-SysC incorporates Genetic Algorithm-based training of SNN applications. Results illustrate the application of EMBRACE-SysC for performance analysis of a NoC-based SNN architecture. The development of EMBRACE-SysC introduces a powerful design exploration framework for EMBRACE architecture development.",
author = "Sandeep Pande and Fearghal Morgan and Seamus McCawley and Brian McGinely and Sanider Carrillo and Jim Harkin and Liam McDaid",
year = "2010",
month = "9",
day = "28",
language = "English",
booktitle = "Unknown Host Publication",

}

Pande, S, Morgan, F, McCawley, S, McGinely, B, Carrillo, S, Harkin, J & McDaid, L 2010, EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures. in Unknown Host Publication. International Symposium on System-on-Chip (SoC), 28/09/10.

EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures. / Pande, Sandeep; Morgan, Fearghal; McCawley, Seamus; McGinely, Brian; Carrillo, Sanider; Harkin, Jim; McDaid, Liam.

Unknown Host Publication. 2010.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures

AU - Pande, Sandeep

AU - Morgan, Fearghal

AU - McCawley, Seamus

AU - McGinely, Brian

AU - Carrillo, Sanider

AU - Harkin, Jim

AU - McDaid, Liam

PY - 2010/9/28

Y1 - 2010/9/28

N2 - This paper presents EMBRACE-SysC, a simulation-based design exploration framework for the EMBRACE mixed signal Network on Chip (NoC)-based hardware Spiking Neural Network (SNN) architecture. EMBRACE-SysC incorporates Genetic Algorithm-based training of SNN applications. Results illustrate the application of EMBRACE-SysC for performance analysis of a NoC-based SNN architecture. The development of EMBRACE-SysC introduces a powerful design exploration framework for EMBRACE architecture development.

AB - This paper presents EMBRACE-SysC, a simulation-based design exploration framework for the EMBRACE mixed signal Network on Chip (NoC)-based hardware Spiking Neural Network (SNN) architecture. EMBRACE-SysC incorporates Genetic Algorithm-based training of SNN applications. Results illustrate the application of EMBRACE-SysC for performance analysis of a NoC-based SNN architecture. The development of EMBRACE-SysC introduces a powerful design exploration framework for EMBRACE architecture development.

M3 - Conference contribution

BT - Unknown Host Publication

ER -

Pande S, Morgan F, McCawley S, McGinely B, Carrillo S, Harkin J et al. EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures. In Unknown Host Publication. 2010