Bio-Inspired Online Fault Detection in NoC Interconnect

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

Technology scaling over the years has enabled the integration of multi-ple processing cores on a single chip with Network-on-chip (NoC) becoming aninterconnect standard for facilitating large scale connectivity between cores. How-ever, these NoC components, like any other circuit components, are also becomingmore susceptible to faults with further scaling. The ability to adapt and perform re-liably in the presence of these faults is an emerging design challenge for NoC-basedmultiprocessor systems. A crucial requirement for such designs is to effectively de-tect the faults during runtime, in particular with the ability to differentiate betweentemporary and permanent faults. Developing interconnect architectures with online,low-cost fault detection capabilities remains largely unaddressed and is a major de-sign challenge for current and future scalable NoC-based multiprocessor systems.This chapter introduces SMART, a novel "real-time" strategy for detecting faults inNoC interconnect by using biological synapses and neurons to detect temporal andspatial faults. Analysis of fault scenarios and results from real-time experimentson an FPGA implementation of SMART using the example EMBRACE NoC areprovided.
LanguageEnglish
Title of host publicationEnergy Efficient Fault Tolerant Systems
EditorsJ Mathew, RA Shafik, D Pradhan
Pages241-268
DOIs
Publication statusPublished - 12 Jul 2013

Fingerprint

Fault detection
Neurons
Field programmable gate arrays (FPGA)
Network-on-chip
Networks (circuits)
Processing
Costs

Keywords

  • Networks-on-chip
  • Fault detection
  • Neural networks
  • Hardware
  • FPGA

Cite this

McElholm, M., Harkin, J., McDaid, LJ., & Carrillo, S. (2013). Bio-Inspired Online Fault Detection in NoC Interconnect. In J. Mathew, RA. Shafik, & D. Pradhan (Eds.), Energy Efficient Fault Tolerant Systems (pp. 241-268) https://doi.org/10.1007/978-1-4614-4193-9_7
McElholm, M ; Harkin, J ; McDaid, LJ ; Carrillo, S. / Bio-Inspired Online Fault Detection in NoC Interconnect. Energy Efficient Fault Tolerant Systems. editor / J Mathew ; RA Shafik ; D Pradhan. 2013. pp. 241-268
@inbook{d36356c433944b508bed4e4827772f83,
title = "Bio-Inspired Online Fault Detection in NoC Interconnect",
abstract = "Technology scaling over the years has enabled the integration of multi-ple processing cores on a single chip with Network-on-chip (NoC) becoming aninterconnect standard for facilitating large scale connectivity between cores. How-ever, these NoC components, like any other circuit components, are also becomingmore susceptible to faults with further scaling. The ability to adapt and perform re-liably in the presence of these faults is an emerging design challenge for NoC-basedmultiprocessor systems. A crucial requirement for such designs is to effectively de-tect the faults during runtime, in particular with the ability to differentiate betweentemporary and permanent faults. Developing interconnect architectures with online,low-cost fault detection capabilities remains largely unaddressed and is a major de-sign challenge for current and future scalable NoC-based multiprocessor systems.This chapter introduces SMART, a novel {"}real-time{"} strategy for detecting faults inNoC interconnect by using biological synapses and neurons to detect temporal andspatial faults. Analysis of fault scenarios and results from real-time experimentson an FPGA implementation of SMART using the example EMBRACE NoC areprovided.",
keywords = "Networks-on-chip, Fault detection, Neural networks, Hardware, FPGA",
author = "M McElholm and J Harkin and LJ McDaid and S Carrillo",
year = "2013",
month = "7",
day = "12",
doi = "10.1007/978-1-4614-4193-9_7",
language = "English",
isbn = "978-1-4614-4192-2",
pages = "241--268",
editor = "J Mathew and RA Shafik and D Pradhan",
booktitle = "Energy Efficient Fault Tolerant Systems",

}

McElholm, M, Harkin, J, McDaid, LJ & Carrillo, S 2013, Bio-Inspired Online Fault Detection in NoC Interconnect. in J Mathew, RA Shafik & D Pradhan (eds), Energy Efficient Fault Tolerant Systems. pp. 241-268. https://doi.org/10.1007/978-1-4614-4193-9_7

Bio-Inspired Online Fault Detection in NoC Interconnect. / McElholm, M; Harkin, J; McDaid, LJ; Carrillo, S.

Energy Efficient Fault Tolerant Systems. ed. / J Mathew; RA Shafik; D Pradhan. 2013. p. 241-268.

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - Bio-Inspired Online Fault Detection in NoC Interconnect

AU - McElholm, M

AU - Harkin, J

AU - McDaid, LJ

AU - Carrillo, S

PY - 2013/7/12

Y1 - 2013/7/12

N2 - Technology scaling over the years has enabled the integration of multi-ple processing cores on a single chip with Network-on-chip (NoC) becoming aninterconnect standard for facilitating large scale connectivity between cores. How-ever, these NoC components, like any other circuit components, are also becomingmore susceptible to faults with further scaling. The ability to adapt and perform re-liably in the presence of these faults is an emerging design challenge for NoC-basedmultiprocessor systems. A crucial requirement for such designs is to effectively de-tect the faults during runtime, in particular with the ability to differentiate betweentemporary and permanent faults. Developing interconnect architectures with online,low-cost fault detection capabilities remains largely unaddressed and is a major de-sign challenge for current and future scalable NoC-based multiprocessor systems.This chapter introduces SMART, a novel "real-time" strategy for detecting faults inNoC interconnect by using biological synapses and neurons to detect temporal andspatial faults. Analysis of fault scenarios and results from real-time experimentson an FPGA implementation of SMART using the example EMBRACE NoC areprovided.

AB - Technology scaling over the years has enabled the integration of multi-ple processing cores on a single chip with Network-on-chip (NoC) becoming aninterconnect standard for facilitating large scale connectivity between cores. How-ever, these NoC components, like any other circuit components, are also becomingmore susceptible to faults with further scaling. The ability to adapt and perform re-liably in the presence of these faults is an emerging design challenge for NoC-basedmultiprocessor systems. A crucial requirement for such designs is to effectively de-tect the faults during runtime, in particular with the ability to differentiate betweentemporary and permanent faults. Developing interconnect architectures with online,low-cost fault detection capabilities remains largely unaddressed and is a major de-sign challenge for current and future scalable NoC-based multiprocessor systems.This chapter introduces SMART, a novel "real-time" strategy for detecting faults inNoC interconnect by using biological synapses and neurons to detect temporal andspatial faults. Analysis of fault scenarios and results from real-time experimentson an FPGA implementation of SMART using the example EMBRACE NoC areprovided.

KW - Networks-on-chip

KW - Fault detection

KW - Neural networks

KW - Hardware

KW - FPGA

U2 - 10.1007/978-1-4614-4193-9_7

DO - 10.1007/978-1-4614-4193-9_7

M3 - Chapter

SN - 978-1-4614-4192-2

SP - 241

EP - 268

BT - Energy Efficient Fault Tolerant Systems

A2 - Mathew, J

A2 - Shafik, RA

A2 - Pradhan, D

ER -

McElholm M, Harkin J, McDaid LJ, Carrillo S. Bio-Inspired Online Fault Detection in NoC Interconnect. In Mathew J, Shafik RA, Pradhan D, editors, Energy Efficient Fault Tolerant Systems. 2013. p. 241-268 https://doi.org/10.1007/978-1-4614-4193-9_7