Astrocyte to spiking neuron communication using Networks-on-Chip ring topology

G. Martin, Jim Harkin, Liam McDaid, John Wade, Junxiu Liu, F. Morgan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Hardware faults are becoming more frequent due to geometric scaling, reducing the reliability and lifespan of devices. Current fault-tolerant approaches use redundancy or a central controller to detect and/or repair faults. However, these methods are also susceptible to faults. Astrocytes have been shown to facilitate biological self-repair in silent or near silent neurons in the brain by increasing the Probability of Release (PR) in healthy synapses. Astrocytes modulate synaptic activity, which leads to increased or decreased PR. To date, this has been proven with computational modelling and therefore the next step is to replicate this self-repair process in hardware to provide self-repairing systems. One of the key challenges for hardware neuro-glia networks is the facilitation of scalable communication between interacting neurons and astrocyte cells. This paper contributes a low-level Networks-on-Chip (NoC) ring topology for astrocyte to neuron/synapse communication which provides a scalable solution to this interconnect challenge. It builds upon our previous FPGA-based Hierarchical Networks-on-Chip (HNoC) and establishes preliminary communication building blocks to facilitate the development of distributed self-repair hardware systems. FPGA results demonstrate that the new ring topology provides a good trade-off between low area/interconnect wiring overhead and communication speed for the relatively slow-changing data between astrocyte and neurons.
LanguageEnglish
Title of host publicationUnknown Host Publication
Pages1-8
Number of pages8
DOIs
Publication statusE-pub ahead of print - 13 Feb 2017
Event2016 IEEE Symposium Series on Computational Intelligence (SSCI) -
Duration: 13 Feb 2017 → …

Conference

Conference2016 IEEE Symposium Series on Computational Intelligence (SSCI)
Period13/02/17 → …

Fingerprint

Neurons
Telecommunication networks
Topology
Repair
Hardware
Communication
Field programmable gate arrays (FPGA)
Electric fault currents
Electric wiring
Redundancy
Brain
Astrocytes
Network-on-chip
Controllers

Keywords

  • field programmable gate arrays
  • network-on-chip
  • probability
  • Astrocyte
  • FPGA based hierarchical networks-on-Chip
  • HNoC
  • NoC ring topology
  • PR
  • astrocyte cells
  • astrocytes modulate synaptic activity
  • biological self-repair
  • central controller
  • distributed self-repair hardware systems
  • geometric scaling
  • hardware faults
  • hardware neuroglia networks
  • interacting neurons
  • networks-on-chip ring topology
  • neuron-synapse communication
  • probability of release
  • scalable communication
  • spiking neuron communication
  • Circuit faults
  • Computational modeling
  • Firing
  • Hardware
  • Integrated circuit interconnections
  • Maintenance engineering
  • Neurons
  • FPGA
  • Networks-on-chip
  • astrocyte
  • neuro-glia
  • ring-topology
  • self-repair
  • spiking neural networks

Cite this

@inproceedings{87930df345a044259e833377057a0f9a,
title = "Astrocyte to spiking neuron communication using Networks-on-Chip ring topology",
abstract = "Hardware faults are becoming more frequent due to geometric scaling, reducing the reliability and lifespan of devices. Current fault-tolerant approaches use redundancy or a central controller to detect and/or repair faults. However, these methods are also susceptible to faults. Astrocytes have been shown to facilitate biological self-repair in silent or near silent neurons in the brain by increasing the Probability of Release (PR) in healthy synapses. Astrocytes modulate synaptic activity, which leads to increased or decreased PR. To date, this has been proven with computational modelling and therefore the next step is to replicate this self-repair process in hardware to provide self-repairing systems. One of the key challenges for hardware neuro-glia networks is the facilitation of scalable communication between interacting neurons and astrocyte cells. This paper contributes a low-level Networks-on-Chip (NoC) ring topology for astrocyte to neuron/synapse communication which provides a scalable solution to this interconnect challenge. It builds upon our previous FPGA-based Hierarchical Networks-on-Chip (HNoC) and establishes preliminary communication building blocks to facilitate the development of distributed self-repair hardware systems. FPGA results demonstrate that the new ring topology provides a good trade-off between low area/interconnect wiring overhead and communication speed for the relatively slow-changing data between astrocyte and neurons.",
keywords = "field programmable gate arrays, network-on-chip, probability, Astrocyte, FPGA based hierarchical networks-on-Chip, HNoC, NoC ring topology, PR, astrocyte cells, astrocytes modulate synaptic activity, biological self-repair, central controller, distributed self-repair hardware systems, geometric scaling, hardware faults, hardware neuroglia networks, interacting neurons, networks-on-chip ring topology, neuron-synapse communication, probability of release, scalable communication, spiking neuron communication, Circuit faults, Computational modeling, Firing, Hardware, Integrated circuit interconnections, Maintenance engineering, Neurons, FPGA, Networks-on-chip, astrocyte, neuro-glia, ring-topology, self-repair, spiking neural networks",
author = "G. Martin and Jim Harkin and Liam McDaid and John Wade and Junxiu Liu and F. Morgan",
year = "2017",
month = "2",
day = "13",
doi = "10.1109/SSCI.2016.7850172",
language = "English",
isbn = "978-1-5090-4240-1",
pages = "1--8",
booktitle = "Unknown Host Publication",

}

Martin, G, Harkin, J, McDaid, L, Wade, J, Liu, J & Morgan, F 2017, Astrocyte to spiking neuron communication using Networks-on-Chip ring topology. in Unknown Host Publication. pp. 1-8, 2016 IEEE Symposium Series on Computational Intelligence (SSCI), 13/02/17. https://doi.org/10.1109/SSCI.2016.7850172

Astrocyte to spiking neuron communication using Networks-on-Chip ring topology. / Martin, G.; Harkin, Jim; McDaid, Liam; Wade, John; Liu, Junxiu; Morgan, F.

Unknown Host Publication. 2017. p. 1-8.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Astrocyte to spiking neuron communication using Networks-on-Chip ring topology

AU - Martin, G.

AU - Harkin, Jim

AU - McDaid, Liam

AU - Wade, John

AU - Liu, Junxiu

AU - Morgan, F.

PY - 2017/2/13

Y1 - 2017/2/13

N2 - Hardware faults are becoming more frequent due to geometric scaling, reducing the reliability and lifespan of devices. Current fault-tolerant approaches use redundancy or a central controller to detect and/or repair faults. However, these methods are also susceptible to faults. Astrocytes have been shown to facilitate biological self-repair in silent or near silent neurons in the brain by increasing the Probability of Release (PR) in healthy synapses. Astrocytes modulate synaptic activity, which leads to increased or decreased PR. To date, this has been proven with computational modelling and therefore the next step is to replicate this self-repair process in hardware to provide self-repairing systems. One of the key challenges for hardware neuro-glia networks is the facilitation of scalable communication between interacting neurons and astrocyte cells. This paper contributes a low-level Networks-on-Chip (NoC) ring topology for astrocyte to neuron/synapse communication which provides a scalable solution to this interconnect challenge. It builds upon our previous FPGA-based Hierarchical Networks-on-Chip (HNoC) and establishes preliminary communication building blocks to facilitate the development of distributed self-repair hardware systems. FPGA results demonstrate that the new ring topology provides a good trade-off between low area/interconnect wiring overhead and communication speed for the relatively slow-changing data between astrocyte and neurons.

AB - Hardware faults are becoming more frequent due to geometric scaling, reducing the reliability and lifespan of devices. Current fault-tolerant approaches use redundancy or a central controller to detect and/or repair faults. However, these methods are also susceptible to faults. Astrocytes have been shown to facilitate biological self-repair in silent or near silent neurons in the brain by increasing the Probability of Release (PR) in healthy synapses. Astrocytes modulate synaptic activity, which leads to increased or decreased PR. To date, this has been proven with computational modelling and therefore the next step is to replicate this self-repair process in hardware to provide self-repairing systems. One of the key challenges for hardware neuro-glia networks is the facilitation of scalable communication between interacting neurons and astrocyte cells. This paper contributes a low-level Networks-on-Chip (NoC) ring topology for astrocyte to neuron/synapse communication which provides a scalable solution to this interconnect challenge. It builds upon our previous FPGA-based Hierarchical Networks-on-Chip (HNoC) and establishes preliminary communication building blocks to facilitate the development of distributed self-repair hardware systems. FPGA results demonstrate that the new ring topology provides a good trade-off between low area/interconnect wiring overhead and communication speed for the relatively slow-changing data between astrocyte and neurons.

KW - field programmable gate arrays

KW - network-on-chip

KW - probability

KW - Astrocyte

KW - FPGA based hierarchical networks-on-Chip

KW - HNoC

KW - NoC ring topology

KW - PR

KW - astrocyte cells

KW - astrocytes modulate synaptic activity

KW - biological self-repair

KW - central controller

KW - distributed self-repair hardware systems

KW - geometric scaling

KW - hardware faults

KW - hardware neuroglia networks

KW - interacting neurons

KW - networks-on-chip ring topology

KW - neuron-synapse communication

KW - probability of release

KW - scalable communication

KW - spiking neuron communication

KW - Circuit faults

KW - Computational modeling

KW - Firing

KW - Hardware

KW - Integrated circuit interconnections

KW - Maintenance engineering

KW - Neurons

KW - FPGA

KW - Networks-on-chip

KW - astrocyte

KW - neuro-glia

KW - ring-topology

KW - self-repair

KW - spiking neural networks

U2 - 10.1109/SSCI.2016.7850172

DO - 10.1109/SSCI.2016.7850172

M3 - Conference contribution

SN - 978-1-5090-4240-1

SP - 1

EP - 8

BT - Unknown Host Publication

ER -