Architectures for adaptive weight calculation on ASIC and FPGA

R.L. Walke; R.W.M. Smith; G Lightbody

doi:10.1109/ACSSC.1999.831931

Architectures for adaptive weight calculation on ASIC and FPGA

R.L. Walke, R.W.M. Smith, G Lightbody

Faculty Of Computing, Eng. & Built Env.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

30 Citations (Scopus)

17 Downloads (Pure)

Abstract

We compare two parallel urray architectures for adaptive weight calculation based on QR-decomposition by Givens Rotations. We present FPGA implementations of borh orchitectures und compare them with un ASIC-bused solution. The throughput of the FPGA implementations is of the order 5-20 GigaFLOPS, making FPGA a viable alternative to ASIC implementation in applications where power consumption and volume cost ure not critical.

Original language	English
Title of host publication	Unknown Host Publication
Place of Publication	Online
Publisher	IEEE
Pages	1375-1380
Number of pages	6
ISBN (Print)	0-7803-5700-0
DOIs	https://doi.org/10.1109/ACSSC.1999.831931
Publication status	Published - 6 Aug 2002
Event	Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers, 1999. - Pacific Grove, CA, USA , USA Duration: 6 Aug 2002 → …

Conference

Conference	Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers, 1999.
Period	6/08/02 → …

Fingerprint

Keywords

QR-RLS
VLSI
VHDL
CORDIC
systolic arrays

Cite this

Walke, R. L., Smith, R. W. M., & Lightbody, G. (2002). Architectures for adaptive weight calculation on ASIC and FPGA. In Unknown Host Publication (pp. 1375-1380). Online: IEEE. https://doi.org/10.1109/ACSSC.1999.831931

@inproceedings{719ff4582b6443809ba35f7f2ffad55b,

title = "Architectures for adaptive weight calculation on ASIC and FPGA",

abstract = "We compare two parallel urray architectures for adaptive weight calculation based on QR-decomposition by Givens Rotations. We present FPGA implementations of borh orchitectures und compare them with un ASIC-bused solution. The throughput of the FPGA implementations is of the order 5-20 GigaFLOPS, making FPGA a viable alternative to ASIC implementation in applications where power consumption and volume cost ure not critical.",

keywords = "QR-RLS, VLSI, VHDL, CORDIC, systolic arrays",

author = "R.L. Walke and R.W.M. Smith and G Lightbody",

note = "Reference text: [ I ] A. Farina, Antenna-Based Signal Processing Techniques for Radar Systems, Artech House, 1991. [2] S. Haykin, Adaptive Filter Theory, 2nd Edition, Prentice Hall, [3] W. M. Gentleman and H. T. Kung, “Matrix triangularization by systolic arrays”, Proc. SPIE 298, Real-Time Signal Processing N, pp. 19-26, 1981. [4] C. M. Rader, “VLSI Systolic Arrays for Adaptive Nulling”, IEEE Sig. Proc. Mag, Vol. 13, No. 4, pp. 29-49, 1996. [ 5 ] J. Volder, ‘The CORDIC Trigonometric Computing Technique”, IRE Trans. Electron. Comput., Vol. EC-8, pp. 330-334, 1959. [6] G. Lightbody, R. L. Walke, R. Woods, J. McCanny, “Novel Mapping of a Linear QR Architecture”, Proc. ICASSP, vol. IV, pp. [7] R. Dohler, “Squared Givens Rotations”, IMA J. of NumericalAnalysis, Vol. Il,pp. 1-5, 1991. [8] S. Y. Kung, VLSIArruy Processors, Prentice Hall, ISBN 0-13-942749-X, 1988. [9] G. M. Megson, An Introduction to Systolic Algorithm Design, Clarendon Press, ISBN 0-19-853813-8, 1992.",

year = "2002",

month = "8",

day = "6",

doi = "10.1109/ACSSC.1999.831931",

language = "English",

isbn = "0-7803-5700-0",

pages = "1375--1380",

booktitle = "Unknown Host Publication",

publisher = "IEEE",

address = "United States",

}

TY - GEN

T1 - Architectures for adaptive weight calculation on ASIC and FPGA

AU - Walke, R.L.

AU - Smith, R.W.M.

AU - Lightbody, G

N1 - Reference text: [ I ] A. Farina, Antenna-Based Signal Processing Techniques for Radar Systems, Artech House, 1991. [2] S. Haykin, Adaptive Filter Theory, 2nd Edition, Prentice Hall, [3] W. M. Gentleman and H. T. Kung, “Matrix triangularization by systolic arrays”, Proc. SPIE 298, Real-Time Signal Processing N, pp. 19-26, 1981. [4] C. M. Rader, “VLSI Systolic Arrays for Adaptive Nulling”, IEEE Sig. Proc. Mag, Vol. 13, No. 4, pp. 29-49, 1996. [ 5 ] J. Volder, ‘The CORDIC Trigonometric Computing Technique”, IRE Trans. Electron. Comput., Vol. EC-8, pp. 330-334, 1959. [6] G. Lightbody, R. L. Walke, R. Woods, J. McCanny, “Novel Mapping of a Linear QR Architecture”, Proc. ICASSP, vol. IV, pp. [7] R. Dohler, “Squared Givens Rotations”, IMA J. of NumericalAnalysis, Vol. Il,pp. 1-5, 1991. [8] S. Y. Kung, VLSIArruy Processors, Prentice Hall, ISBN 0-13-942749-X, 1988. [9] G. M. Megson, An Introduction to Systolic Algorithm Design, Clarendon Press, ISBN 0-19-853813-8, 1992.

PY - 2002/8/6

Y1 - 2002/8/6

N2 - We compare two parallel urray architectures for adaptive weight calculation based on QR-decomposition by Givens Rotations. We present FPGA implementations of borh orchitectures und compare them with un ASIC-bused solution. The throughput of the FPGA implementations is of the order 5-20 GigaFLOPS, making FPGA a viable alternative to ASIC implementation in applications where power consumption and volume cost ure not critical.

AB - We compare two parallel urray architectures for adaptive weight calculation based on QR-decomposition by Givens Rotations. We present FPGA implementations of borh orchitectures und compare them with un ASIC-bused solution. The throughput of the FPGA implementations is of the order 5-20 GigaFLOPS, making FPGA a viable alternative to ASIC implementation in applications where power consumption and volume cost ure not critical.

KW - QR-RLS

KW - VLSI

KW - VHDL

KW - CORDIC

KW - systolic arrays

U2 - 10.1109/ACSSC.1999.831931

DO - 10.1109/ACSSC.1999.831931

M3 - Conference contribution

SN - 0-7803-5700-0

SP - 1375

EP - 1380

BT - Unknown Host Publication

PB - IEEE

CY - Online

ER -

Access to Document

10.1109/ACSSC.1999.831931

StampFinal published version, 290 bytes
ArchForAdaptWeighCalc WalkeFinal published version, 687 KB