Accelerating colour space conversion on reconfigurable hardware

F Bensaali, A Amira

    Research output: Contribution to journalArticle

    18 Citations (Scopus)

    Abstract

    Colour space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents two novel architectures for efficient implementation of a Colour Space Converter (CSC) suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architectures are based on Distributed Arithmetic (DA) ROM accumulator principles. The architectures have been implemented and verified using the Celoxica RC1000 FPGA development board. In addition, they are platform independent and have a low latency (eight cycles). The first architecture has a throughput of height, while the second one is fully pipelined and has a throughput of one and capable of sustained data rate of over 234 mega-conversions/s. (c) 2005 Elsevier B.V. All rights reserved.
    Original languageEnglish
    Pages (from-to)935-942
    JournalImage and Vision Computing
    Volume23
    Issue number11
    DOIs
    Publication statusPublished - Oct 2005

    Keywords

    • colour space conversion
    • field programmable gate array
    • distributed arithmetic

    Fingerprint Dive into the research topics of 'Accelerating colour space conversion on reconfigurable hardware'. Together they form a unique fingerprint.

  • Cite this