Accelerating colour space conversion on reconfigurable hardware

F Bensaali; A Amira

doi:10.1016/j.imavis.2005.03.006

Accelerating colour space conversion on reconfigurable hardware

F Bensaali, A Amira

Research output: Contribution to journal › Article

18 Citations (Scopus)

Abstract

Colour space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents two novel architectures for efficient implementation of a Colour Space Converter (CSC) suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architectures are based on Distributed Arithmetic (DA) ROM accumulator principles. The architectures have been implemented and verified using the Celoxica RC1000 FPGA development board. In addition, they are platform independent and have a low latency (eight cycles). The first architecture has a throughput of height, while the second one is fully pipelined and has a throughput of one and capable of sustained data rate of over 234 mega-conversions/s. (c) 2005 Elsevier B.V. All rights reserved.

Original language	English
Pages (from-to)	935-942
Journal	Image and Vision Computing
Volume	23
Issue number	11
DOIs	https://doi.org/10.1016/j.imavis.2005.03.006
Publication status	Published - Oct 2005

Keywords

colour space conversion
field programmable gate array
distributed arithmetic

Access to Document

10.1016/j.imavis.2005.03.006

Fingerprint Dive into the research topics of 'Accelerating colour space conversion on reconfigurable hardware'. Together they form a unique fingerprint.

Cite this

@article{9fb8216125ee4a61adb6dcce2f0911a0,

title = "Accelerating colour space conversion on reconfigurable hardware",

abstract = "Colour space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents two novel architectures for efficient implementation of a Colour Space Converter (CSC) suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architectures are based on Distributed Arithmetic (DA) ROM accumulator principles. The architectures have been implemented and verified using the Celoxica RC1000 FPGA development board. In addition, they are platform independent and have a low latency (eight cycles). The first architecture has a throughput of height, while the second one is fully pipelined and has a throughput of one and capable of sustained data rate of over 234 mega-conversions/s. (c) 2005 Elsevier B.V. All rights reserved.",

keywords = "colour space conversion, field programmable gate array, distributed arithmetic",

author = "F Bensaali and A Amira",

year = "2005",

month = oct,

doi = "10.1016/j.imavis.2005.03.006",

language = "English",

volume = "23",

pages = "935--942",

journal = "Image and Vision Computing",

issn = "0262-8856",

publisher = "Elsevier",

number = "11",

}

TY - JOUR

T1 - Accelerating colour space conversion on reconfigurable hardware

AU - Bensaali, F

AU - Amira, A

PY - 2005/10

Y1 - 2005/10

N2 - Colour space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents two novel architectures for efficient implementation of a Colour Space Converter (CSC) suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architectures are based on Distributed Arithmetic (DA) ROM accumulator principles. The architectures have been implemented and verified using the Celoxica RC1000 FPGA development board. In addition, they are platform independent and have a low latency (eight cycles). The first architecture has a throughput of height, while the second one is fully pipelined and has a throughput of one and capable of sustained data rate of over 234 mega-conversions/s. (c) 2005 Elsevier B.V. All rights reserved.

AB - Colour space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents two novel architectures for efficient implementation of a Colour Space Converter (CSC) suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architectures are based on Distributed Arithmetic (DA) ROM accumulator principles. The architectures have been implemented and verified using the Celoxica RC1000 FPGA development board. In addition, they are platform independent and have a low latency (eight cycles). The first architecture has a throughput of height, while the second one is fully pipelined and has a throughput of one and capable of sustained data rate of over 234 mega-conversions/s. (c) 2005 Elsevier B.V. All rights reserved.

KW - colour space conversion

KW - field programmable gate array

KW - distributed arithmetic

U2 - 10.1016/j.imavis.2005.03.006

DO - 10.1016/j.imavis.2005.03.006

M3 - Article

VL - 23

SP - 935

EP - 942

JO - Image and Vision Computing

JF - Image and Vision Computing

SN - 0262-8856

IS - 11

ER -